


# Architectures and IP for SoC Clocking

Krzysztof Kasiński, Jeff Galloway  
Silicon Creations LLC

# Content slide

- About Silicon Creations
- SoC architecture & clocking options
- Clocking IP Portfolio
- Key performance metrics and related applications
- Optimized clocking solutions
- Factors affecting jitter
- Support during implementation & Tape-out
- Summary and Conclusions





# PLLs, Oscillators & High-speed Interfaces



Majority of World's Top 50  
IC companies work with us



PLANAR



FD-SOI



GAA



FinFET



SILICON CREATIONS®

# Silicon Creations in numbers

**1500+**

Chips using our IP

**11M+**

12" wafers shipped  
using our IP

**700+**

Unique IP products

**500+**

Customers

**150+**


Production tape-outs  
annually

**2nm**


Available today



Automotive  
**ISO 26262**  
ready



# Silicon Creations IP in today SOCs



General-Purpose & Specialized **PLLs**  
+**RTL** upgrades

High-Performance **LVDS** I/O

Multiprotocol **SerDes**

**Oscillators & XO**

**CML** cells for On-Chip Signaling



# Optimized Clocking IP Portfolio

## General Purpose IP

|               |                             |
|---------------|-----------------------------|
| INT PLL       | FRAC PLL                    |
| XO<br>8-40MHz | OSC<br>1-24MHz              |
| DESKEW        | BAND-GAP                    |
| PoR           | Delay-to<br>-Digital<br>DDC |
| TSENSE        |                             |

## Low-Power /Low-Area PLL

|                        |                     |
|------------------------|---------------------|
| Low-BW<br>LBINT<br>IoT | Low-Area<br>LAFRAC  |
| Low-Area<br>LAINT      | Low-Power<br>LPFRAC |

## High-Performance /Specialized PLL

|                           |                      |
|---------------------------|----------------------|
| Frequency<br>Generator FG | 8/16-PHASE<br>MPINT  |
| High-BW<br>HBFRAC         | Low-Jitter<br>LJFRAC |
| LC-PLL                    | Low-Jitter<br>LJINT  |

## Clock Distribution

|               |        |
|---------------|--------|
| DIVIDER       | CMLMUX |
| LVDS<br>Tx/Rx |        |

## Supplementary RTL

|                                    |                              |
|------------------------------------|------------------------------|
| JITTER<br>-CLEANER<br>DPLL         | Spread<br>-Spectrum<br>SSMOD |
| Digital<br>Phase<br>Aligner<br>DPA | Jitter<br>-Monitor<br>JMON   |
| Frequency<br>Jumper                | LOCK<br>COUNTER              |

## Automotive

|       |                  |
|-------|------------------|
| FMEDA | SAFETY<br>MANUAL |
| DFMEA |                  |


### Legend

|                       |        |               |
|-----------------------|--------|---------------|
| Analog IP             | PLL    | Documentation |
| Clock<br>distribution | RTL IP | Oscillators   |

## Selected use-cases



# PLL Performance Matrix : Frequency, Area, Power




Silicon Creations PLL IP covers a vast range of performance indicators and can be a fit to many applications.

- **Power:** below 50  $\mu$ W through 5mW up to 50mW
- **Area:** 0.07mm<sup>2</sup> through 0.1mm<sup>2</sup> up to 0.14mm<sup>2</sup>
- **Output Frequency Range:** From MHz range up to tens of GHz; frequency jumping, glitch-free operation, deskewing
- **Reference Frequency Range:** From 32kHz, through all crystal oscillator types, external clock chips, on-chip deskewing.




# Jitter types by application



Various applications require different clock quality metrics.

- **Generic, digital synchronous logic:** Total period jitter (peak-negative) to define clock uncertainty for STA.
- **Multi-cycle paths and e.g. DDR controllers:** N-period jitter (depending on number of cycles / latency)
- **ADC/DAC:** Long-term jitter / Phase Noise to achieve ENOB; LJT reduces ENOB
- **RF:** Long-term jitter / Phase Noise to low EVM; LTJ rotates constellation increasing EVM
- **SerDes:** Clock Specification (including integration bands) tightly related to the protocol and PHY vendor. Possible filtering (e.g. PCIe spec). Embedded clock applications require low LJT.


# Sources of Jitter



**Several factors impact jitter in SoC environments, but their effects vary significantly. Key contributors include:**


- FREF signal quality including impact from its signal path -> design choices
- PLL design and operating point (FPFD, FVCO, FOUT configuration, PVT condition) -> IP vendor + Programming
- PLL conditions (decoupling, supply noise) -> IP vendor support + design choices
- Output clock path (supply noise, length / delay, additive jitter) -> design choices

# Types of jitter : Period Jitter



## Period Jitter

- Period Jitter is the deviation of each period from the ideal.
- Primary concern for digital clocking
- PJ can be natively measured by oscilloscope
- Peak-to-Peak jitter, or period jitter @ BER, can be estimated by jitter decomposition and using crest factor






# Period Jitter & System Contributions

## Period Jitter RMS (random)

at equivalent 400MHz carrier

(subject to scaling: the higher FOUT the lower period jitter)




## IP Group (exemplary)

LCPLL

LJFRAC

FRAC / INT  
DESKEW / LAINT

RC-PLL




## Important design aspects for best performance

- Low supply noise of clock tree (+PDN impedance)
- Short output clock path
- Period-jitter optimized output IO
- Low noise  $VDD_{IO}=VDD_{HV}$  analog supply
- ↗ FREF(FPFD) ↘ jitter
- ↗ FVCO ↘ jitter
- Jitter-optimized XO, GPIO or differential Rx
- Frequency stability of FREF source (e.g. crystal)


Importance depends on the target jitter specs.  
Consult your IP vendor.

# Types of Jitter : Long-Term Jitter (TIE)


### Long-Term Jitter example: Absolute Jitter



## N-Period Jitter



## Phase Noise




## Long Term Jitter

- Long Term Jitter is the deviation of the output phase from the ideal. Output phase is the sum of all period errors.
- Primary concern for ADC/DAC, RF, SERDES.
- LTJ can be natively measured by oscilloscope or by integrating phase noise over certain frequency bands.
- Jitter can be decomposed into random and spurious components.

# Long-Term Jitter (TIE) & System Contributions

## Long-Term Jitter RMS



## IP Group (exemplary)

LCPLL (INT)

LCPLL (FRAC)


LJFRAC / LJINT

FRAC / INT / DESKEW  
LPFRAC/LAINT

LBINT


## Important design aspects for best performance

- ↗ FREF(FPPD) ↘ jitter – allows for higher PLL BW
- ↗ FVCO ↘ jitter
- Low noise VDDIO=VDDHV analog supply
- Low phase-noise FREF source (e.g., High-quality XO, Clocking Chip)
- Phase Jitter-optimized XO, GPIO or differential Rx
- Phase-Jitter optimized GPIO or differential Tx as test point





# IP Engagement Process



- Silicon Creations engineering team is involved from the beginning to help design SoC clock systems, from IP through distribution to the power delivery network.





- Stringent performance requirements for the clocking systems (**ultra-low jitter, low power, wide tuning range, and small form factor**) mandate careful IP selection, design considerations, and optimization tradeoffs.
- Silicon Creations clocking/IO/XO IP portfolio **is diversified and well-positioned** to meet the demands of today's SoCs from **2nm** up to 180nm.
- Best-quality IP with experienced support engineers are the key to first silicon success.
- Please reach out to us with any questions or comments: [support@siliconcr.com](mailto:support@siliconcr.com)