Supply Noise Induced Jitter - Don't Let it Kill your Chip

Silicon Creations gave a talk at the September 2015 IPSoC event in Shanghai. The presentation is about a problem we at Silicon Creations have seen quite often when our, or others’ PLLs are used in complex SoCs. Although the design team usually implements the PLL correctly in the chip with the right supplies connected the right ways, we have often seen that designers overlook the significant impact that their floorplan and power supply plan have on the clock as it travels from the PLL to the circuits the PLL is clocking. This is the impact of the SoCsupply noise on the quality of the clock.  Click here to view this paper.

Silicon IP

Silicon Creations is a leading silicon IP developer with offices in the US and Poland. The company is focused on providing world-class silicon intellectual property (IP) for precision and general-purpose timing (PLLs), low power, high-performance SerDes and high-speed differential I/Os. Silicon Creations' IP is proven from 7 to 180-nanometer process technologies. Please visit our products page to learn more about our products. 

With a complete commitment to customer success, our IP has an excellent record of first silicon to mass production in customer designs. Our team would be delighted to meet with you and help solve your ASIC and SoC challenges. To contact us or one of our sales representatives please visit our contacts page.

Email

This email address is being protected from spambots. You need JavaScript enabled to view it.

Address

Corporate Headquarters:
1745 North Brown Rd, Suite 200
Lawrenceville, GA 30043

Phone

P (local): 678-259-9301
P (US Toll-Free): 866-232-3431
F: 678-259-9301

Connect

Contact Us